PIC16F872T-E/SO【PDF 36/167 页】IC MCU CMOS 20MHZ 2K FLSH 28SOIC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3887

32页 33页 34页 35页 [36页]37页 38页 39页 40页

131

8048C–AVR–02/12

ATtiny43U

16.13.3.2

ADLAR = 1

When an ADC conversion is complete, the result is found in these two registers.

When ADCL is read, the ADC Data Register is not updated until ADCH is read. Consequently, if

the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read

ADCH. Otherwise, ADCL must be read first, then ADCH.

The ADLAR bit in ADCSRB, and the MUXn bits in ADMUX affect the way the result is read from

the registers. If ADLAR is set, the result is left adjusted. If ADLAR is cleared (default), the result

is right adjusted.

ADC[9:0]: ADC Conversion Result

These bits represent the result from the conversion, as detailed in “ADC Conversion Result” on

page 127.

16.13.4

ADCSRB – ADC Control and Status Register B

Bit 5 – Res: Reserved Bit

This bit is reserved and will always read what was written.

Bit 4 – ADLAR: ADC Left Adjust Result

The ADLAR bit affects the presentation of the ADC conversion result in the ADC Data Register.

Write one to ADLAR to left adjust the result. Otherwise, the result is right adjusted. Changing the

ADLAR bit will affect the ADC Data Register immediately, regardless of any ongoing conver-

sions. For a comple the description of this bit, see “ADCL and ADCH – ADC Data Register” on

page 130.

Bit 3 – Res: Reserved Bit

This bit is reserved and will always read what was written.

Bits 2:0 – ADTS[2:0]: ADC Auto Trigger Source

If ADATE in ADCSRA is written to one, the value of these bits selects which source will trigger

an ADC conversion. If ADATE is cleared, the ADTS[2:0] settings will have no effect. A conver-

sion will be triggered by the rising edge of the selected Interrupt Flag. Note that switching from a

trigger source that is cleared to a trigger source that is set, will generate a positive edge on the

Bit

151413121110

0x05 (0x25)

ADC9

ADC8

ADC7

ADC6

ADC5

ADC4

ADC3

ADC2

ADCH

0x04 (0x24)

ADC1

ADC0

–

ADCL

765

Read/Write

Initial Value

000

Bit

6543

210

0x03 (0x23)

ACME

–

ADLAR

–

ADTS2

ADTS1

ADTS0

ADCSRB

Read/Write

R/W

Initial Value

0000

000

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式